1,000fps in Full HD
3-Layer Stacked CMOS Image Sensor with DRAM
Sony announced the development of a 3-layer stacked CMOS image sensor with DRAM for smartphones. The new image sensor consists of a DRAM layer added to the conventional 2-layer stacked CMOS image sensor with a layer of back-illuminated structure pixels and a chip affixed with mounted circuits for signal processing.
Figure: Sony EuropeThe newly developed sensor with DRAM delivers fast data readout speeds, making it possible to capture still images of fast-moving subjects with minimal focal plane distortion as well as super slow motion movies at up to 1,000fps in full HD (1,920x1,080 pixels). Further key specifications are an effective pixel count of 5,520x3,840 Pixels (21,2MP). Frame rates of 30fps (still images), 60fps (4K movies) or 240fps (full HD movies) are possible. In order to realize the high-speed readout, the circuit used to convert the analogue video signal from pixels to a digital signal has been doubled from a 2-tier to a 4-tier construction in order to improve processing ability. Although there are speed limitations in the interface specifications for outputting signals from image sensors to other LSIs, this sensor uses DRAM to store signals read at high speed temporarily, enabling data to be output at an optimal speed for standard specifications.
Bild: Sony Europe
Sony announced the development of a 3-layer stacked CMOS image sensor with DRAM for smartphones. The new image sensor consists of a DRAM layer added to the conventional 2-layer stacked CMOS image sensor with a layer of back-illuminated structure pixels and a chip affixed with mounted circuits for signal processing.
Figure: Sony EuropeThe newly developed sensor with DRAM delivers fast data readout speeds, making it possible to capture still images of fast-moving subjects with minimal focal plane distortion as well as super slow motion movies at up to 1,000fps in full HD (1,920x1,080 pixels). Further key specifications are an effective pixel count of 5,520x3,840 Pixels (21,2MP). Frame rates of 30fps (still images), 60fps (4K movies) or 240fps (full HD movies) are possible. In order to realize the high-speed readout, the circuit used to convert the analogue video signal from pixels to a digital signal has been doubled from a 2-tier to a 4-tier construction in order to improve processing ability. Although there are speed limitations in the interface specifications for outputting signals from image sensors to other LSIs, this sensor uses DRAM to store signals read at high speed temporarily, enabling data to be output at an optimal speed for standard specifications.Bild: Sony Europe
Sony Europe
Dieser Artikel erschien in inVISION 1 2018 - 06.03.18.Für weitere Artikel besuchen Sie www.invision-news.de
